FEDEVEL
Platform forum

Jenan , 07-14-2026, 10:49 AM

Hi, I’m starting a PCB, and it has quite the huge number of components.
I have a system power with contains connectors & regulators, a SoC, driver, STM & STLINK, all with their supporting components which is alot. We have many test points as well.

My question is, after placing connectors, how do I plan my board what’s the approach? I’m a bit overwhelmed by the 5 sch sheets and not sure how to start.

, 07-14-2026, 10:53 AM

🤖 In the meantime, here’s a response from the [FEDEVEL AI HW Assistant]().
It helps to find relevant resources for your question, but it may make mistakes as it’s still in early development.

This is the response from the AI Assistant:
Here's a structured approach to PCB planning for complex designs, based on techniques from the videos:

1. **Start with Critical Paths First**
- Identify high-speed/interfaces (Ethernet, USB, memory buses) and sensitive analog sections. Route these first as they have strict length/impedance requirements. Place associated components (magnetics, termination resistors) close to connectors/ICs.
Example: In a processor design, start with DDR memory routing and high-speed interfaces before anything else [Video 5](https://www.youtube.com/watch?v=kXBX4gFQB4o&t=1).

2. **Power Distribution Strategy**
- Create a power tree diagram showing all voltage rails and their relationships
- Place regulators close to their loads (especially high-current ones)
- Use separate layers/pour areas for different power domains
- Route power traces before signals - one video shows starting with power pins and ground vias first [Video 8](https://www.youtube.com/watch?v=SKnI1r2nSTA&t=5108)

3. **Functional Block Grouping**
- Treat each schematic sheet as a functional block (e.g., power, STM32 core, ST-LINK, drivers)
- Use cross-probing (Altium's Tools > Cross Probe) to highlight components from each sheet
- Create keep-out zones for sensitive analog sections [Video 7](https://www.youtube.com/watch?v=YzBtfN1LQtM&t=183)

4. **Layer Stack Planning**
- For medium complexity boards, a 4-layer stack is typical:
Top - Signals
Inner1 - Ground
Inner2 - Power
Bottom - Signals
- Use via shielding for critical signals [Video 5](https://www.youtube.com/watch?v=kXBX4gFQB4o&t=1)

5.

, 07-14-2026, 10:53 AM

**Test Point Strategy**
- Place test points during layout - not as an afterthought
- Use 0.5mm diameter vias as test points for probe accessibility
- Group test points by functional block near board edges

6. **Mechanical Planning**
- Define keep-out areas for connectors/cables
- Place mounting holes early with proper clearance
- Coordinate with enclosure team if applicable [Video 15](https://www.youtube.com/watch?v=6jEcD-wXHvI&t=910)

7. **Implementation Steps**
a. Place all connectors with mechanical constraints
b. Position large ICs (SoC, drivers) considering heat dissipation
c. Cluster supporting components (decoupling caps, resistors) within 3-5mm of their IC
d. Route critical signals first (clocks, differential pairs)
e. Power routing with adequate trace widths
f. Fill remaining space with ground pour
g. Final DRC check with manufacturer's specs [Video 11](https://www.youtube.com/watch?v=hmD4EtEF2sQ&t=2772)

Pro Tip: Use Altium's "View > Connections > Show All" feature to visualize unrouted nets when 90% complete [Video 2](https://www.youtube.com/watch?v=hmD4EtEF2sQ&t=5843). Break the project into 2-hour layout sessions focusing on one functional block at a time.

You can continue chatting with the AI Assistant here:
https://fedevel.com/hw-assistant

Robert Feranec , 07-14-2026, 11:26 AM

place how the currents flow ... e.g. connector, power, chip, connector and place the way it is easy to route. Watch the PCB layout planning video AI suggested

Robert Feranec , 07-14-2026, 11:26 AM

then place all the components that needs to be together e.g. decoupling capacitors etc

Robert Feranec , 07-14-2026, 11:27 AM

often i place the big chip and then the components arround. You can watch some of my tutorials, e.g. keyboard tutorial or ESP32 tutorials

Jenan , 07-15-2026, 08:34 AM

Great thank you!