

	Suite Configuration Matrix	Orcad PCB Designer Standard	Orcad PCB Designer Professional	Allegro PCB Designer
	<b>SCHEMATIC ENTRY + DATA MANAGEMENT</b>			
	Graphical, flat and hierarchical page editor and Picture block hierarchy	✓	✓	✓
<a href="#">VIDEO</a>	<a href="#">OrCAD Capture Market place for Apps, Models, Symbols and more</a>	✓	✓	✓
<a href="#">VIDEO</a>	Net Groups - Complex bus definition	✓	✓	✓
<a href="#">VIDEO</a>	Intelligent PDF creation	✓	✓	✓
<a href="#">VIDEO</a>	AutoWire	✓	✓	✓
	44,000 Schematic symbols	✓	✓	✓
<a href="#">VIDEO</a>	3D Footprint Viewer	✓	✓	✓
<a href="#">VIDEO</a>	Coloured Components / nets	✓	✓	✓
	Tcl TK scripting support	✓	✓	✓
<a href="#">VIDEO</a>	Online design rule check including custom DRC capability and Waive DRC	✓	✓	✓
<a href="#">VIDEO</a>	Forward and back-annotation of properties / pin-and-gate swaps	✓	✓	✓
<a href="#">VIDEO</a>	Schematic Part and Library editor	✓	✓	✓
<a href="#">VIDEO</a>	Cross-probing and cross-placing	✓	✓	✓
<a href="#">VIDEO</a>	FPGA design-in / pin import & export	✓	✓	✓
<a href="#">VIDEO</a>	Multiple PCB netlist interfaces	✓	✓	✓
	SI Topology creation	✓	✓	✓
<a href="#">VIDEO</a>	Digi-Key (PartLink App) Component Parametric data directly from web	✓	✓	✓
	Property editor for pins, components, nets	✓	✓	✓
<a href="#">VIDEO</a>	Component Information System	CIS option	CIS option	✓
<a href="#">VIDEO</a>	Windows ODBC compatible format	CIS option	CIS option	✓
	Interface to relational database and management systems	CIS option	CIS option	✓
	Centralized part number and information management system	CIS option	CIS option	✓
<a href="#">VIDEO</a>	Database query for part selection and parametric properties	CIS option	CIS option	✓
<a href="#">VIDEO</a>	Schematic and BOM Variants Manager (Parts not Fitted and more).	CIS option	CIS option	✓
<a href="#">VIDEO</a>	ActiveParts.com over 2,000,000 schematic parts ready to place	CIS option	CIS option	✓
	CIS Database Management Interface (access control and more)	CIS Option + CIP E Option	CIS Option + CIP E Option	CIP E Option
<a href="#">VIDEO</a>	Part search DIGIKEY, FARNELL, FUTURE, MOUSER, ARROW	CIS Option + CIP E Option	CIS Option + CIP E Option	CIP E Option
	<b>PCB EDITOR</b>	<b>Orcad PCB Designer Standard</b>	<b>Orcad PCB Designer Professional</b>	<b>Allegro PCB Designer</b>
<a href="#">VIDEO</a>	Physical, Spacing, Same net, Netclass and Class to Class rules	✓	✓	✓
<a href="#">VIDEO</a>	DFM Pad Entry / Exit Rules	✓	✓	✓
<a href="#">VIDEO</a>	Interactive Routing using Working Layer (layer selection popup)	✓	✓	✓
<a href="#">VIDEO</a>	Constraint Manager adherence feedback (Red, Green, Yellow )	✓	✓	✓
<a href="#">VIDEO</a>	Multiple placement options, manual, quickplace, auto and room	✓	✓	✓
<a href="#">VIDEO</a>	Placement directly from schematic, individually or window select	✓	✓	✓
<a href="#">VIDEO</a>	Interactive route completion	✓	✓	✓
<a href="#">VIDEO</a>	Dynamic Shapes (dynamic copper pours) Plow and Heal	✓	✓	✓
<a href="#">VIDEO</a>	Snake Routing for Hex pattern ICs	✓	✓	✓
<a href="#">VIDEO</a>	Push, Shove and Hug interactive editing	✓	✓	✓
<a href="#">VIDEO</a>	Embedded net names	✓	✓	✓
<a href="#">VIDEO</a>	Curve Routing	✓	✓	✓
<a href="#">VIDEO</a>	Through Board Transparency (OpenGL)	✓	✓	✓
<a href="#">VIDEO</a>	Multi-line routing (Group Routing)	✓	✓	✓
<a href="#">VIDEO</a>	Fan-out generators	✓	✓	✓
<a href="#">VIDEO</a>	Flip Board	✓	✓	✓
<a href="#">VIDEO</a>	Dynamic pad suppression / Unused Pad removal	✓	✓	✓
<a href="#">VIDEO</a>	IDF 3.0 In/Out, DXF In/Out	✓	✓	✓
<a href="#">VIDEO</a>	3D viewer for selected item or complete PCB.	✓	✓	✓
<a href="#">VIDEO</a>	Gerber 274X, 274D artwork Output	✓	✓	✓
<a href="#">VIDEO</a>	Auto Finish (Route Completion Tool)	✓	✓	✓
	IPC2581 Import / Export	✓	✓	✓
<a href="#">VIDEO</a>	Mentor® ODB++ and universal viewer	✓	✓	✓
<a href="#">VIDEO</a>	DFM Checks including soldermask, solderpaste and more	✓	✓	✓
	Route cleanup, optimization (Glossing)	✓	✓	✓
<a href="#">VIDEO</a>	Cross Section Editor	✓	✓	✓
	Impedance Calculator	✓	✓	✓
	Interactive / Automatic Silkscreen generation	✓	✓	✓
	Manual Design For Test (DFT) / Test Prep	✓	✓	✓
<a href="#">VIDEO</a>	Component Height DRC	✓	✓	✓
<a href="#">VIDEO</a>	Associative Dimensioning	✓	✓	✓
<a href="#">VIDEO</a>	CAD Translators - Import PADS, PCAD, OrCAD Layout	✓	✓	✓
<a href="#">VIDEO</a>	MCAD/ECAD Incremental design data exchange (IDX)	✓	✓	✓
<a href="#">VIDEO</a>	Shape based curve fillet support, tapered traces	✓	✓	✓
<a href="#">VIDEO</a>	Alignment x and y for components and modules	✓	✓	✓
<a href="#">VIDEO</a>	Placement replication, template based design reuse	✓	✓	✓
<a href="#">VIDEO</a>	Differential Pairs Physical rules and routing	✓	✓	✓
<a href="#">VIDEO</a>	Constraint Regions, region based rules (Rigid-Flex; BGA regions)	✓	✓	✓
<a href="#">VIDEO</a>	Total Etch Length - Max/Min Length	✓	✓	✓
<a href="#">VIDEO</a>	Interactive Delay Tuning	✓	✓	✓
	Automatic Design For Test (DFT) / Test Prep	✓	✓	✓

	CAD Translators - Import Mentor® Boardstation			✓
	Max Via Count rules			✓
<a href="#">VIDEO</a>	Dynamic Heads-up Display for critical rules			✓
<a href="#">VIDEO</a>	Dynamic DFA rules based interactive placement			✓
<a href="#">VIDEO</a>	Differential Pair Static Phase Control rules			✓
<a href="#">VIDEO</a>	Offset Routing			✓
	Layer set rules			✓
	Extended (X)net rules			✓
	Estimated Crosstalk rules			✓
<a href="#">VIDEO</a>	Propagation delay rules (Min/Max, Relative) for nets or groups			✓
	Pin Pair rules			✓
<a href="#">VIDEO</a>	Net Scheduling, T-Point rules (pin to T-point), T-Point definition			✓
<a href="#">VIDEO</a>	Via array / Shielding			✓
<a href="#">VIDEO</a>	Design planning - Create hierarchical Bundles			✓
<a href="#">VIDEO</a>	Design planning - Create, Edit Flows			✓
<a href="#">VIDEO</a>	Design planning - Assign Flows to Layers			✓
<a href="#">VIDEO</a>	Group route via pattern			✓
	Design Planning - Plan Spatial Feasibility analysis & feedback			Design Planning Option
	Design Planning - Generate Topological Plan			Design Planning Option
	Design Planning - Convert Topological plan to traces (CLINES)			Design Planning Option
	Design Planning - Plan Topological with Electrical rules			Design Planning Option
<a href="#">VIDEO</a>	Auto Interactive Delay Tune (AiDT)			PCB High-Speed Option
<a href="#">VIDEO</a>	Electrical Constraint rule set (ECSets) / Topology Apply			PCB High-Speed Option
<a href="#">VIDEO</a>	Electrical rules (Reflection, Timing, Crosstalk)			PCB High-Speed Option
<a href="#">VIDEO</a>	Package Pin Delay (for die-2-die delay) rules			PCB High-Speed Option
<a href="#">VIDEO</a>	Dynamic Differential Pair Phase Control rules			PCB High-Speed Option
<a href="#">VIDEO</a>	Z-Axis delay feedback			PCB High-Speed Option
<a href="#">VIDEO</a>	Extended Net creation			PCB High-Speed Option
<a href="#">VIDEO</a>	Advanced Constraints (formulas, relational)			PCB High-Speed Option
<a href="#">VIDEO</a>	Backdrilling			PCB High-Speed Option
<a href="#">VIDEO</a>	Segment over void detection			PCB High-Speed Option
<a href="#">VIDEO</a>	Spread lines between voids			PCB High-Speed Option
	HDI Micro-via (spacing, stacking) rules			Miniaturization Option
	HDI micro-via inset (via-in-pad) rules			Miniaturization Option
	HDI micro-via stack editing			Miniaturization Option
	Dynamic shape based filleting, line fattening and trace filleting			Miniaturization Option
<a href="#">VIDEO</a>	Hug Contour routing (Flex)			Miniaturization Option
	Single Click multiple micro- via instantiation			Miniaturization Option
	Unused micro-via removal			Miniaturization Option
	Manufacturing rule support for embedding components			Miniaturization Option
	Embedded Packaged Components			Miniaturization Option
	Support for Cavities on inner layers			Miniaturization Option
	Dual Side Contact Components			Miniaturization Option
	Vertically Placed Components			Miniaturization Option
	Removal of unassigned indirect attached vias			Miniaturization Option
	Concurrent Team Design - Layer by Layer			PCB Team Design Option
	Concurrent Team Design - Functional block partitioning			PCB Team Design Option
	Concurrent Team Design - Team design dashboard			PCB Team Design Option
	Concurrent Team Design - Soft nets			PCB Team Design Option
	Concurrent Team Design - Flexible boundaries			PCB Team Design Option
	Concurrent Team Design - Constraint Editing per Partition			PCB Team Design Option
	Swap pins on a FPGA (based on FPGA rules) in PCB Editor			FPGA System Planner
	Reoptimize pins on a FPGA (using FPGA rules)			FPGA System Planner
	Parameterized RF etch elements			PCB Analog / RF Option
	Asymmetrical Clearances			PCB Analog / RF Option
	RF Etch elements editing			PCB Analog / RF Option
	Bi-Directional interface with Agilent ADS			PCB Analog / RF Option
	ADS schematics Import Agilent into DE-HDL			PCB Analog / RF Option
	Layout-driven RF design creation			PCB Analog / RF Option
	Flexible Shape Editor			PCB Analog / RF Option
	Via Array placement on traces, shapes			PCB Analog / RF Option
		<b>Orcad PCB Designer Standard</b>	<b>Orcad PCB Designer Professional</b>	<b>Allegro PCB Designer</b>
<a href="#">VIDEO</a>	<b>PSPICE SIMULATION</b>			
<a href="#">VIDEO</a>	DC sweep, AC sweep, & transient analysis	Pspice AD	Pspice AD	Pspice AD
	Analog behavioural modelling	Pspice AD	Pspice AD	Pspice AD
	Stimulus editor	Pspice AD	Pspice AD	Pspice AD
	Model Editor for device characterization	Pspice AD	Pspice AD	Pspice AD
	Interactive waveform viewer & analyzer	Pspice AD	Pspice AD	Pspice AD
	IBIS / DML model support	Pspice AD	Pspice AD	Pspice AD
	Sensitivity: Identifies critical circuit components	Advanced Analysis	Advanced Analysis	Advanced Analysis
	Optimizer: Optimizes key circuit components	Advanced Analysis	Advanced Analysis	Advanced Analysis
<a href="#">VIDEO</a>	Monte Carlo: Analyzes statistical circuit behaviour and yield	Advanced Analysis	Advanced Analysis	Advanced Analysis
	Smoke: Detects component stress	Advanced Analysis	Advanced Analysis	Advanced Analysis

	Parametric Plotter: Examine solution through nested sweeps	Advanced Analysis	Advanced Analysis	Advanced Analysis
	<b>SIGNAL INTEGRITY</b>	<b>Orcad PCB Designer Standard</b>	<b>Orcad PCB Designer Professional</b>	<b>Allegro PCB Designer</b>
<a href="#">VIDEO</a>	Pre- & Post-route signal integrity analysis		✓	
<a href="#">VIDEO</a>	Graphical topology definition and exploration		✓	
<a href="#">VIDEO</a>	Interactive waveform viewer		✓	
<a href="#">VIDEO</a>	Macro modelling support (DML)		✓	
<a href="#">VIDEO</a>	IBIS 5.0 support		✓	
<a href="#">VIDEO</a>	IBIS ICM model support		✓	
<a href="#">VIDEO</a>	Spectre-to-DML		✓	
<a href="#">VIDEO</a>	HSPICE-to-IBIS		✓	
<a href="#">VIDEO</a>	Lossy transmission lines		✓	
<a href="#">VIDEO</a>	Coupled (3 net) simulation		✓	
<a href="#">VIDEO</a>	Differential pair exploration and simulation		✓	
	<b>AUTOROUTER</b>	<b>Orcad PCB Designer Standard</b>	<b>Orcad PCB Designer Professional</b>	<b>Allegro PCB Designer</b>
<a href="#">VIDEO</a>	6 Signal Layers at a time (no board layer limit or pin limit)		✓	✓
	Shape-based or Gridded routing		✓	✓
	SMD Fanout		✓	✓
	Trace Width by Net and Net Classes		✓	✓
	45-degree / Memory Pattern Routing		✓	✓
	Interactive Routing with Shoving and Plowing		✓	✓
	Interactive Floorplanning		✓	✓
	Online Design Rule Checking		✓	✓
	Flip, Rotate, Align, Push, and Move Components		✓	✓
	Placement Density Analysis		✓	✓
	High-Speed rules based autorouting			✓
	Min/Max, matched length rules based autorouting			✓
	Pin-pair rules, Area rules based autorouting			✓
	Crosstalk controls, parallelism rules based autorouting			✓
	Differential Pair Autorouting, Automatic net shielding			✓
	High-speed rules-based autorouting			✓
	256 signal layer limit			PCB Routing Option
	DFM rules-based autorouting			PCB Routing Option
	Automatic trace spreading			PCB Routing Option
	ATP generation			PCB Routing Option
	Layer-specific rules-based autorouting			PCB Routing Option

To view our YouTube channel please go to [www.youtube.com/parsyseda](http://www.youtube.com/parsyseda)

